CLAIMS

What is claimed is:

1   1.   A computer system, comprising:

2   a pipelined, simultaneous and redundantly threaded ("SRT") processor comprising at least

3   one data cache;

4   an I/O controller coupled to said processor, which in turn is coupled to at least one I/O

5   device;

6   a main system memory coupled to said processor; and

7   wherein said SRT processor processes a set of instructions in a leading thread and also in a

8   redundant trailing thread to detect transient faults in the computer system; and

9   wherein when a data load command appears in the leading thread, the processor loads the

10   requested data and replicates the value for the corresponding data load command in the trailing

11   thread.

1   2.   The computer system of claim 1 further comprising a load value queue;

2   wherein when the processor loads the requested data, the processor stores the same data in

3   the load value queue.

1   3.   The computer system of claim 2 wherein the processor does not store the data value in the

2   load value queue until the data load command in the leading thread commits.

1   4.   The computer system of claim 2 wherein the load value queue is a FIFO buffer and

2   wherein all data load commands in the trailing thread are executed by the processor in their

3   original, program order.

1   5.   The computer system of claim 2 wherein the data load command is a request for data in the

2   data cache.

1   6.   The computer system of claim 2 wherein the data load command is a request for data in the

2   main system memory.

1   7.   The computer system of claim 4 wherein if the load value queue becomes full, execution of

2   instructions in the leading thread is temporarily halted to prevent more data values from entering

3   the load value queue; and

4   wherein if the load value queue becomes empty, execution of instructions in the second

5   thread is temporary halted to allow more data values to enter the load value queue.

1   8.   A pipelined, simultaneous and redundantly threaded ("SRT") processor, comprising:

2   a program counter configured to assign program count identifiers to instructions in each

3   thread that are retrieved by the processor;

4   floating point execution units configured to execute floating point instructions;

5   integer execution units configured to execute integer-based instructions;

6   load/store units configured to perform fetch and store operations to or from data sources

7   such as a data cache, memory, and data registers; and

8   wherein said processor is configured to detect transient faults during program execution by

9   executing instructions in at least two redundant copies of a program thread and wherein false errors

10   caused by incorrectly replicating fetched data in the redundant program threads are avoided by

11   replicating the actual data retrieved from data fetch instructions in a first program thread for a

12   second program thread.

1   9.   The SRT processor of claim 8 wherein the processor further comprises:

2   a load value queue for storing the data values fetched in response to data fetch instructions

3   in the first program thread;

4   wherein the load/store units place a duplicate copy of the data in the load value queue after

5   fetching the data from the data source and wherein the load/store units access the load value queue

6   and not the data source to fetch data values in response to data fetch instructions in the second

7   program thread.

1   10.   The SRT processor of claim 9 further comprising a register update unit;

2   wherein the register update unit is configured to hold instructions in a queue until the

3   instructions are executed and retired by the SRT processor and wherein the data fetched by the

4   load/store units in response to data fetch instructions in the first program thread is not placed in the

5   load value queue until the data fetch instructions in the first program thread retire from the register

6   update unit.

1   11.   The SRT processor of claim 9 wherein the SRT processor is an out-of-order processor

2   capable of executing instructions in the most efficient order, but wherein data fetch instructions are

3   executed in the same order in both the first and second program threads.

1   12.   The SRT processor of claim 11 wherein the load value queue is a FIFO buffer and data is

2   transmitted to and from the buffer using an error correction technique.

1   13.   The SRT processor of claim 12 wherein the individual load value entries in the load value

2   queue comprise:

3   the size of the fetched data value;

4   an address indicating the physical location in the data source from which the data was

5   fetched; and

6   the data value that was retrieved by the load/store units when the fetch command was

7   executed.

1   14.   The SRT processor of claim 12 wherein if the load value queue becomes full, the first

2   thread is stalled to prevent more data values from entering the load value queue; and

3   wherein if the load value queue becomes empty, the second thread is stalled to allow data

4   values to enter the load value queue.

1   15.   A method of replicating data values in an SRT processor which can fetch and execute a

2   program set in two separate threads so that each thread includes substantially the same instructions

3   as the other thread, one of said threads being a leading thread and the other of said threads being a

4   trailing thread, the method comprising:

5   accessing a data source to load a data value when the leading thread requests said data;

6   storing the data value in a load value queue;

7   accessing the load value queue for the data value for corresponding data requests in the

8   trailing thread.

1   16.   The method of claim 15 further comprising:

2   executing the data requests in the trailing thread in program order.

1   17.   The method of claim 16 further comprising:

2   storing the data values in the load value queue after the data requests in the leading thread

3   execute.

1   18.   The method of claim 17 further comprising:

2   storing the data value in a FIFO buffer; and

3   storing the following information with each entry in the buffer:

4   the size of the data value;

5   an address indicating the physical location in the data source from which the data

6   was fetched; and

7   the data value that was retrieved by the data request in the leading thread.

1   19.   The method of claim 18 wherein the data source is a data cache.

1   20.   The method of claim 18 wherein the data source is system memory source.

1   21.   The method of claim 17 further comprising:

2   transmitting data to and from the load value queue using an error correction technique.